

# VHDL, HOW IT WORKS

Simulating the passage of time in discrete steps is called discrete time simulation.

VHDL uses discrete time event driven simulation, that is if a signal value changes, that change is considered an event that has to be processed to find out the effect of this change on the other signals. Events occur at discrete times and signals are updated during next discrete time intervals.

Once an events occur then a list of events to be changed are updated accordingly and are changed in rounds of discrete time. So in each round the list that are newly scheduled events are processed and a new list of events are generated or scheduled. So simulation goes in rounds of discrete time until all lists contents are processed and there is no more scheduled events. Each signal assignment is processed once at the beginning of simulation.



# **Discrete Time Simulation and EVEVTs**

- **EVENTs** are queued up.
- **EVENTs** are ordered in time
- Simulation moves from "EVENT" to "EVENT"
- The events queue is open ended as new events occur they are scheduled and old events are removed from the queue and saved in history file
- Addition and deletion of "EVENTs" is possible as a result of current event
- Each "SIGNAL" has a driver that maintains time and value of recent "EVENT"
- You may check the time, value and event time by their attributes
- Signal\_1'last\_event
- Signal\_1'last value
- Signal 1'last active



A  $\delta$  delay is a small delay that separates events occurring in the same simulation cycle but within the simulation time to represent events occurring in 0 time.

Signals are data objects that can be assigned a time series of <u>"value,</u> <u>time"</u> for the data object.

Time

Value

Signal values are always scheduled in a future time.

Signal\_1 <= a <u>and</u> b after 5ns;

This statement directs the driver of Signal\_1 to generate a "Value, Time" pair to be scheduled at 5 ns.

```
S2 <= '1' <u>after</u> 5 ns;
S3 <= not Signal_1 <u>after</u> 6ns;
```

#### The events queue keeps track of scheduled signal changes



process (R,S,Q,Q') begin Q <= R nor Q' Q' <= S nor Q end process





R=0 S=0 Q=0 Q'=1 Initial Values ThenS is set to 1 <u>With zero time delay</u>





New Event on

Signal Y

0

/Full\_Adder/X

/Full\_Adder/Cin

/Full\_Adder/Sum

/Full\_Adder/Cout

New event on signal Cin

**Event on Cin changes Sum** 



At the start, assume To=0 time, the processes that have a sensitivity list are activated, Each signal is assigned a driver and their value and their future time of activation is recorded. when all processes are evaluated and suspended then the simulation time move to T1. The next time step. Simulation stops when Tc, current time is equal <u>TIME'HIGH.</u>

During simulation each active signal is updated and new "value, time" is calculated. all other signals effected are also updated. New updates will be then effected during the next simulation cycle. Events occurring as a results of these changes are further affected in the next simulation cycle until no further events are scheduled or time has reached TIME'HIGH

(When using 64-bit signed integers the maximum value is  $2^{63}$ -1 = 9223372036854775807 = 9.22x10<sup>18</sup>. This indicates that time values within 1 femtosecond to 3 hours range can be covered, this is sufficient for majority of applications.





*Events are <u>infinite</u>, maybe stopped by conditional statement statement or Tc =Time HIGH* 







In this mode such as process clause, the assignments are carried out sequentially. This means that the assignments are executed in order of appearance one after the other. Therefore the order in which they appear is important.

What happens if new assignments are added when previous transactions are not yet carried out. In such situations the driver of the signal will look at all the transactions placed on the signal and decides if the new transaction that is scheduled as a new event overwrites other events or will it be queued up.

```
Example:
architecture Implementation of Sequential_event is
signal connect_1 STD-logic <= 'U';
begin
process
begin
connect_1 <= '1' after 14 ns; -- line 1
connect_1 <= '0' after 3 ns ; --line 2
wait;
end process;
end Implementation; -- In this case line 2 will overwrite line 1
```





Process, Procedures, Functions are sequential VHDL. All time based behavior in VHDL is defined in terms of the process statement. Process statements is made up of two parts

# The Declarative Part

Functions

Procedures

Type, subtype

Constant, Variable

File,

Alias, Attribute,

Use clause

The Statement Part Wait, if, case, loop, Variable, & signal assignment Exit, return, next, null

Procedure call,

Assertion

report

#### group





- Process statement defines the timing behavior in VHDL.
- A process is composed of two main parts:
  - Declarative part:

Procedure, function, type, subtype, constant, variable, file, alias, attribute, use clause, group.

Statement part :

Wait, variable / signal assignment, if, exit, procedure call / return, case, assertion, report, loop, next, null.



Process --Declarative part Begin -- Statement part end process;



- The execution of the process follows the same pattern as a hardware execution. Process starts at the beginning of the simulation by executing series of signal transitions brought in by the series of inputs. The process stops itself at the end of the simulation.
- Process starts with the declaration part and then sets up the initial values. The style of the process execution is sequential i.e statements are executed top to bottom. After the execution of the last line of the process, the control shifts back to the first line in the process. So, the process is virtually like a infinite *do loop*.
- Process is activated through change in input and then the process reacts by producing an output. Process can also be activated by the change in its sensitivity list. Sensitivity list is a very useful statement for defining process activation or suspension based on the events occurring on signals on the sensitivity list.

# Process Notes

All Processes in the architecture of an entity run concurrently and are active at all times.

All assignments within the body of a process run sequentially.

A process gets executed when an event occurs on one of its signals on the right hand side of signal assignment (Sensitive to these changes).

A process begins with the reserved word <u>process</u> and ends with the reserved word <u>end process</u>.

Each process has a declarative and the statement part.

Only variables, files, or constant objects can be declared within the declarative part.

Signals and Constants declared in the architecture that contains the process are visible within the body of the process.

The statement part of the process is always active and is running at time zero unless suspended by a *wait* statement (implicit or explicit), a process runs for ever.

Only sequential statement (if, Loop, case..) are allowed within the statement part of a process.





- The process execution is different from a procedure. With the procedure the execution stops once the statements are executed. With process it goes back to the beginning of the statements and repeats itself.
- The process can be conditionally stopped or suspended by its sensitivity list.
- The process is activated whenever an event occurs on its sensitivity list and whenever the last statement is executed then the process gets suspended (still alive) waiting for a change in one or more of the sensitivity list.
- Each Process is activated at least once at the beginning of the process, independent of the sensitivity list.









#### Process:

The most common and useful parts in a process is the **wait** statements:

- [I] <u>wait</u> until clk = 1; -- waits for clk = 1
- [II] **process**(x,y) --Process with x, y in its sensitivity list, **process**(clk,reset)
- [III] *wait on* x,y; -- Sensitivity list in [II] can not be used with III.
- [IV] <u>wait for</u> 10 ns ;
- [IV] *wait for* 0 unit time ;

[V] <u>wait</u>;

The wait statement is used to model delays, handshaking and dependencies.

- [I] --Suspends when condition is satisfied.
- [II] --The process is suspended until an event on sensitivity list occurs.
- [III] --process is suspended until an event on x,y occurs.
- [IV] -- wait for the time period specified, when time is 0, then suspends process for  $\delta$
- [V] Suspend the process for ever.



---





Example taken from ASIC, By J.S. Smith

Counter increments on negative edges of clock and then resets back to 0

All processes are executed at the same time / Concurrent

	hbrary STD.	/
library	use STD.TEXTIO.all :	Proc2_counter: process
to print	entity counter_8 is	<u>begin</u>
		<u>wait until</u> (clk ='0'),
	<u>end</u> counter_8;	if (counter =7) then
	architecture behavior of	count <= 0; /
	counter_8 <u>is</u>	<u>else</u>
	<u>signal</u> clk: Bit := '0';	$count \ll count + 1;$
	<u>signal</u> counter: Integer := 0;	<u>end if</u> ;
	<u>begin</u>	<pre>end process Proc2_counter;</pre>
	Proc1_clk: <u>process</u>	Proc3_print: <u>process</u>
	<u>begin</u>	<u>variable</u> L: Line;
Delay of	<u>wait</u> <u>for</u> 10 ns;	<u>begin</u>
10 ns 🖣 🔤	$\operatorname{clk} \ll \operatorname{not}(\operatorname{clk});$	<u>write</u> (L, now);
Stop after	<u>if</u> (now > 500 ns) <u>then</u>	<pre>write (L, string'("count="));</pre>
500 ns 🖛	<u>wait;</u>	<u>write</u> ( count);
	<u>end if;</u>	<u>writeline</u> (output,L);
	<u>end process</u>	<u>wait for</u> 1ns;
	Proc1_clk;	end process Proc3_print;
		17





Example taken from reference 3

Example 1 *process* (x) *begin* a1 <= <u>not</u> x ; *end process*; Example 3
process
begin
wait on x
a3 <= not x;
end process;</pre>

Example 2 process begin a2 <= not x; wait on x; end process; Example 4
process
begin
wait until
x='1';
a4 <= not x;
end process;</pre>

Example 5 <u>process</u> <u>begin</u>  $a5 \le not x ;$ <u>wait until</u> x='1' <u>for</u> 10 ns; <u>end process</u>;

Example wait





#### Example Ref. 3



50

\_

40

60

# Example of Process Taken from reference 3

EX1: <u>process(</u> X) <u>begin</u>		
<ul> <li>A1&lt;=<u>not</u>X;</li> <li><u>end process</u>;</li> <li>EX2: process</li> </ul>		0 20 40 60 80
<ul> <li><u>begin</u></li> <li>A2&lt;=<u>not</u>X;</li> </ul>	/EXAMPLE/X	
<ul> <li><u>wait on</u> X;</li> <li><u>end process</u>;</li> </ul>	/EXAMPLE/A1	
<ul> <li>EA3: <u>process</u></li> <li><u>begin</u></li> <li><u>wait on</u> X;</li> </ul>	/EXAMPLE/A2	
<ul> <li>A3&lt;=<u>not</u>X;</li> <li><u>end process</u>;</li> </ul>		
<ul> <li>EX4: <u>process</u></li> <li><u>begin</u></li> <li>wait until X='1</li> </ul>	/EXAMPLE/A3	
A4<= <u>not</u> X; <u>end process</u> ;	/EXAMPLE/A4	
<ul> <li>EX5: <u>process</u></li> <li><u>begin</u></li> <li>AE &lt; - not Y:</li> </ul>	/EXAMPLE/A5	
<pre>A5&lt;=not X; <u>wait until</u> X='1     <u>for</u> 10 ns;</pre>		
<ul> <li><u>end process;</u></li> <li><u>end</u> ALGORITHM;</li> </ul>		

. architecture behav of waitexample is
begin
p1:process(x)
begin
a1<= not x;
end process;</pre>

p2: process begin a2<= not x; wait on x; end process;

p3:process begin wait on x : a3<= **not** x; end process; p4:process begin wait until x='1'; a4<= **not** x; end process; p5: process begin  $a5 \le not x;$ wait until x='1' for 10ns: end process; end behav;

library IEEE; use IEEE.STD\_LOGIC\_1164.all; use IEEE.std\_logic\_unsigned.all; entity waitexample is port ( x:in std\_logic; a1,a2,a3,a4,a5: out std\_logic); end waitexample;

Active-HDL 6.3 (CLASSEXAMPLE , CLASSEXAMPLE) - c:\Ty\_Des File Edit Search View Workspace Design Simulation Waveform Wi Tools 🖻 💱 📃 🔎 🚟 🏭 🌮 🞁 🏆  $(\mathbf{X})$ 1011 阍 <u>ک</u> 統 °n ∿n ₩ Ж Gg ( ΘQ 9 <del>@</del> R S 111+ **K**2 CY Y. . . Stim... 1 20 1 40 1 60 1 80 1 10 Name 100 ns 🗎 Formula. 0 🕒 X. -**D** a1 -**D** a2 -**D** a3 -**e** a4 0 -**D** a5



# Example (wait for) waveform Generator

- *library* ieee;
- <u>use</u> ieee.std\_logic\_1164.<u>all</u>;
- <u>entity</u> example <u>is</u>
- port(A: out std\_logic);
- <u>end</u> example;
- <u>architecture</u> ALGORITHM <u>of</u> example <u>is</u>
- <u>signal</u> X: std\_logic;
- begin
- STIMULATOR : <u>process</u>
- <u>begin</u>
- X <= '0';
- *wait for* 20 ns;
- X <= '1';
- *wait for* 5 ns;
- X <= '0';
- <u>wait for</u> 20 ns;
- X <= '1';
- <u>wait for</u> 10 ns;
- X <= '0';
- <u>wait for</u> 20 ns;
- <u>end process</u>;



Loop:

[I]	For loop:	<u>for</u> j <u>in</u> 0 to 6 <u>loop</u>
[ <b>II</b> ]	While loop:	<u>while</u> j < 5 <u>loop</u>

Case:

[I] <u>case</u> S <u>is</u> <u>when</u> '0' => C <= X; <u>when</u> '1' => C <= Y

If statement:

```
if x = "01" then y \le "01";
 elsif x="11" then y <= "11" ; -- Can have numbers of elsif statements
 else y <="10";
end if;
```

Generate:

*for* generate: *for* j *in* 1 *to* n *generate if* generate *if* j=1 *generate* 





- Generate statement example

*for* i *in* m *downto* n *generate* ----- Statement Part

end generate;

-- VHDL 93 should contain a declarative part and begin

*for* i *in* m *downto* n *generate* 

----- Declaration Part

Begin

----- Statement Part

end generate;



The <u>Generate</u> statement as used in VHDL provides a powerful ability to describe a regular or slightly irregular structures by automatic component instantiation generation instead of manually writing each component instantiation.

There are two kinds of generate statements:

- Iteration
- Conditional

The iteration statement is also known as *for* generate statement.

The conditional statement is also known as the *if* generate statement.





```
entity full_adder is
generic (T1: time := 0.11 ns; T2 : time := 0.1 ns);
port (A, B, Cin : in BIT; Cout, Sum : out BIT);
end full_adder ;
architecture behave of full_adder is
begin
Sum <= A xor B xor Cin after T1;
Cout <= (A and B) or (A and Cin) or (B and Cin) after T2;
end behave;</pre>
```







<u>end</u> structure;





entity even\_parity is port(a: in BIT\_VECTOR (7 downto 0) out1: out BIT ); end even\_parity; architecture structural of even\_parity is signal sig1: BIT\_VECTOR (1 to 6); begin for i in 0 to 6 generate if i=0 generate -- continued on the right  $sig1 \ll a(i) xor a(i+1);$  end generate; -- i=0 caseif (i >=1 and i <= 5) generate sig1(i+1) <= sig1(i) xor a(i+1);
end generate; -- 1< i <5 case if i=6 generate out1 <= sig1(i) xor a (i+1); end generate; -- i=6 case end generate; end structural;





entity compare is port(x,y, a\_in, b\_in: in BIT ; a\_out, b\_out: out BIT ) ; end compare; architecture behave of compare is begin a\_out <= ( ( (not y) and x and b\_in ) or a\_in) ; -- By K-maps Optimization b\_out <= ( (y and (not a) and (not a\_in) ) or b\_in) ;-- By K-maps Optimization end behavior;







```
entity compare_8 is
port(x,y: in BIT_VECTOR_(7 downto 0);
a_in: in BIT_VECTOR (1 downto 0);
a_out: <u>out</u> BIT_VECTOR(1 <u>downto</u> 0) );
<u>end</u> compare_8;
architecture behave of compare_8 is
begin
<u>component</u> compare <u>is</u>
port(x,y, a_in, b_in: in BIT ;
      a_out, b_out: out BIT );
end component;
signal s1, s2: BIT_VECTOR(7 downto 1);
begin
<u>for</u> i <u>in</u> 7 <u>downto</u> 0 <u>generate</u>
if (i=7) generate
comp7: compare <u>port map</u> (x(i), y(i), a_in(1),
                           a_in(0), s1(i), s2(i) );
end generate; -- First bit case
```

 $\begin{array}{l} \underbrace{\textit{if}}_{i <= 6 \text{ and } i >= 1} \underbrace{\textit{generate}}_{s1(i+1), s2(i+1) s1(i), s2(i)} \\ \end{array}$ 

**if** (i=0) **generate** comp0: **port map** (x(i), y(i),s1(i+1) s2(i+1), a\_out(1), a\_out(0);

*end generate*; -- Normal Case *end generate*; -- End Case *end* behave;



end if;

end process;





Not supported by Synopsys Style 1 Style 3 -- <u>signal</u> clk: std\_logic := '0'; *process* (clk) process (clk) <u>begin</u> if clk'event and clk ='1' begin Use rising\_edge() and clk'last\_value ='0' then if clk'event and clk ='1' then and falling\_edge() a <=x; a<=x; end if; Activated by '0' to '1' end if ; -- Not valid for asynchronous reset event on clk end process; end process; Style 4 designs. Style 2 <u>process</u> (clk) process <u>begin</u> <u>begin</u> *wait until* prising(clk); *if* clk = '1' *then*  $a \leq x;$  $a \leq x;$ 

<u>end process;</u>

functions instead of (clk'event and clk='1') statements in your Prising (clk) and Pfalling(clk)





#### Scenario 1 <u>process</u> <u>begin</u> -- a1,a2 defined as signals <u>wait for</u> 10 ns; $a1 \le a1 + 1;$ $a2 \le a1 + 1;$ <u>end process</u>;

	signal		variable		
Time	a1	a2	<b>a1</b>	a2	
0	0	0	0	0	
10	0	0	1	2	
$10 + \delta$	1	1	1	2	
20	1	1	2	3	
$20 + \delta$	2	2	2	3	
30	2	2	3	4	
$30 + \delta$	3	3	3	4	

Scenario 2 process begin variable a1, a2: integer ; wait for 10 ns; a1 := a1 + 1; a2 := a1 + 1; end process;









#### Shift Left Arithmetic



Binary test values "1110" <u>sla</u> 1 = "1100" "0111" <u>sla</u> 1 = "1111"

"1100" 
$$\underline{srl} 2 =$$
 "0011"  
"1101"  $\underline{srl} 3 =$  "0001"

- ``1100"**<u>rol</u>**2 = ``0011"``1100"**<u>rol</u>**-1 = ``0110"
- "1100" ror 2 = "0011" "1100" ror -1 = "1001"











Sequential Statement

When & With >



**Concurrent Assignments** 





#### <u>case</u> name <u>is</u>

```
when choice 1 => statement;
```

*when* choice 2 => statement;

*when* choice 3 => statement;

*when* choice 4 => statement;

when choice n => statement;

<u>end</u> <u>case</u>;

-- Case example -- val, a, b, c, d are type integer <u>case</u> val *is when* 1 => a:= b; *when* 2 => a:= 0; *when* 3 => c:= d; <u>when others</u> => null; <u>end case</u>;





entity 3bit\_counter is *port* (clk: *in* BIT; state: *out* BIT\_VECTOR(2 *downto* 0) ); end 3bit counter; *architecture* behave <u>of</u> 3bit\_counter <u>is</u> begin process *variable* current\_state: BIT\_VECTOR(2 *downto* 0) :="111"; begin *case* current\_state *is when* "000" => current state := "001"; *when* "001" => current state := "010"; <u>when</u> "010" => current state := "011"; *when* "011" => current state := "100"; <u>when</u> "100" => current state := "101"; *when* "101" => current state := "110"; <u>when</u> "110" => current state := "111"; <u>end</u> <u>case</u>; state <= current\_state <u>after</u> 10 ns ; <u>*wait until*</u> (clk='1'); end process; end behave ;













-- Buffer Example
process (x,y)
begin
if x = '0' then
output <= 'Z'
-- High impedance state
else
output <= y;
end if;
end process;</pre>



-- "AND" example process (clk,x1,x2) begin if clk = '1' and clk' event then if x1 = '0' or x2='0' then z <= '0' else z <= '1';-- clocked "AND" gate example end if; end if; end process;







- With-else form a conditional concurrent assignment statement













- -- There are 3 iterative loops in VHDL
  - Simple Loop
  - For Loop
  - > While Loop
- -- The exit statement is a sequential statement which is associated with the loops
- -- For the for loop the loop index is incremented --and for
- -- a while loop the condition is always checked





SINDA DODS FEINDA









and by <u>exit</u> on the simple loop 45



#### Next syntax: <u>next</u> [loop label] [<u>when</u> condition];

- Next statement is used in a loop to cause the next iteration.
- Without the label next statement applies to the innermost enclosing loop.
- Loop label is conditional.

```
-- EXAMPLE: Counting the number of zeros
number_zeros := 0 ;
<u>for</u> i <u>in</u> 0 <u>to</u> 31 <u>loop</u>
<u>next when</u> temp1(i) /= '0';
number_zeros:= number_zeros + 1 ;
<u>end loop</u> ;
```





#### Assert syntax: [ label: ] <u>assert</u> Boolean\_condition [ <u>report</u> string ] [ sensitivity name ] ;

- Assert statement is used by the programmer to encode constraints in the code.
- The constraints are checked during simulation and if the constraint conditions are not satisfied, message is sent to terminal. The severity of the message can be set by the programmer. Assert can also be used for debugging of the code. The report can give the programmer indication of the location of program error.
- Predefined sensitivity names are: *NOTE, WARNING, ERROR, FAILURE.* Default sensitivity for assert is *ERROR*

#### -- Assert Example

assert (expected\_output = actual\_output )
report " actual and expected outputs don't match "
severity Error ;



-- Assert example, door opens when z = '1'

```
<u>entity</u> door_open <u>is</u>
port (key1, key2: in std_logic;
      z : out std_logic);
end door_open;
architecture top of door_open is
<u>begin</u>
if key1 = '1' or key2 = '1' then
z <= '1':
end if;
assert not(key1='0' and key2='0')
report " both keys are wrong, door remains closed "
severity error;
end top;
```



------



Null statement is used when there is nothing to do and hence its execution has no effect.

signal: z: BIT := '0'; case x is when  $0 \Rightarrow z \ll 0'$ ; when  $1 \Rightarrow z \ll 1'$ ; when others  $\Rightarrow Null$ ; -- Program does not do anything here end case;





Generic example, OR_gate	
<u>entity</u> OR_2 <u>is</u>	
generic (prop_delay: time);	
<pre>port (x, y: in std_logic;</pre>	
z : <u>out</u> std_logic);	
<u>end</u> OR_2;	
<u>architecture</u> top <u>of</u> or_2 <u>is</u>	
<u>begin</u>	<u>Propagation delay for entities</u>
z <= x <u>or</u> y <u>after</u> prop_delay ;	can be written in a general
end top;	nut during their instantiation
	put during incu instantiation
component and 2	
generic (prop_delay : time);	
<b><u>port</u></b> (x,y: <u>in</u> BIT; z: <u>out</u> BIT);	
end component;	
o1: OR_2	
<u>generic map</u> (prop_delay => 5 ns)	
<u>port map</u> ( x =>x, y=>y, z=> z);	5





- Functions and procedures can be declared globally, so that they are used throughout the design, or locally within the declarative region of an architecture, block, process, or another subprogram.
- For the subprogram that will be used throughout the design, the subprogram declaration in an external package will have the syntax:

```
package asim_package is
  <u>function</u> asim_global_function(...)
  <u>return</u> BIT;
end asim_package;
```

```
package body asim_package is
function asim_global_function(...)
return bit is
begin
```

end asim\_global\_function; end asim\_package; <u>use</u> work.asim\_package.asim\_global\_function <u>entity</u> asim\_design <u>is</u> <u>begin</u>

<u>End</u>asim\_design;



#### Synthesis Steps with VHDL

**Analysis:** Static behavior, that checks for syntax and semantics

**Elaboration:** Creates ports, signals, architecture body, flattening the design (Can get a schematic). Eventually a flat collection of gates, FFs, processors, other units connected with signal nets.

*Simulation: Discrete even driven simulation following the events to final steady state and final input to output transformation.* 

**Targeting:** Selecting an FPGA to be downloaded. Selection of optimization criterion





- Type conversion functions are written using unconstrained integers. Therefore, cannot be synthesized. In a synthesizable design, an arbitrary width type should not be used. The solution is to use the conversion functions provided by the synthesis vendor or the IEEE 1076.3 signed or unsigned types.
- The wait statement is also not synthesizable.
- Floating Point numbers are usually not synthesizable.
- -Time usually is ignored and placed with real values once device is tagetted





- Is a VHDL feature that permits the extraction of additional information for an object such as signal, variable or type.

- Attributes also allow the access to additional information that may be needed in synthesis.

There are 2 classes of attributes:

- Pre-defined (defined inside 1076 STANDARD)
- > Introduced by the programmer or tool supplier

#### **Pre-defined Attributes:**

**Five kinds: Value, Function, Signal, Type or Range** Example:

wait until clk='1' and clk' event and clk' last\_value ='0';

Not a reserved word BUT pre-defined in the 1076 package



- Pos (value) – To return the position number of a type value --Example type state\_type is (Init, Hold, Strobe, Read, Idle); *variable* P : *INTEGER* := state\_type'pos (Read); -- Value of P is 3 - Val (value) – To return the position number of a type value --Example variable X : state\_type := state\_type' Val (2); -- X has the value of Strobe - Succ (value) – Return the value to the position after the given type value --Example variable Y : state\_type := state\_type'succ (Init); -- Y has the value of Hold -- Other functions: **Pred (value)** Leftof (value) Rightof (value)





- Left (value) To return the leftmost element index of a given type
   -Example
- *type* BIT\_ARRAY *is* ARRAY (1 *to* 5) of BIT;
- *variable* M: *INTEGER* := BIT\_ARRAY' Left;
- -- Value of M is 1
- Right (value) To return the rightmost element index of a given type
- High (value) Return the upper bound of a given scalar type
- --Example

*type* BIT\_ARRAY *is* ARRAY (-15 *to* 15) of BIT;

*variable* M: *INTEGER* := BIT\_ARRAY' High;

- -- M has a value of 15
- Low (value) Return the lower bound of a given scalar type
- Length (value) Return the length of an array

*type* BIT\_ARRAY *is* ARRAY (0 *to* 31) of BIT;

*variable* N: *INTEGER* := BIT\_ARRAY' length;

-- Value of N is 32





-- Example to show the value attributes in action

```
signal sum : BIT_VECTOR (7 downto 0);
sum`Left = 7
sum`Right = 0
sum`High = 7
sum`Low = 0
sum`Range = 7 downto 0
sum`REVERSE_RANGE = 0 to 7
sum`Length = 8
```



```
- Event – Returns a true value if the signal had an event in current simulation time
--Example
process (Rst, clk)
begin
    if Rst ='1' then
    M <= '0';
    elsif clk = '1' and clk'event then -- On look out for the clock rising edge
    M \leq N;
    end if;
    end process;
- Active – Returns true if any event (scheduled) occurs in current simulation
process (Rst, clk)
variable A,E : BOOLEAN ;
begin
  M \le N after 10 ns
  A := M'Active; -- A = true
  E := M'Event; -- E = false
  end process;
```



```
- Last_event – Return the time elapsed since the previous event occurring
process
variable T : time;
begin
  P \le Q after 5 ns;
  wait 10 ns;
  M <= '0';
  T := P'last event; -- T gets the value of 5 ns
  end process;
 Last_value – Return the value of the signal prior to the last event
-
process
variable T2 : BIT;
begin
  P <= '1';
  <u>wait</u> 10 ns;
  P <= '0';
  <u>wait</u> 10 ns
  T2 := P'last value; -- T2 gets a value of '1'
  end process;
```



- Last\_active- Return the time elapsed since the last scheduled event of the signal

```
-- Example
```

```
process
variable T : time;
begin
```

```
P <= Q <u>after</u> 30ns;

<u>wait</u> 10 ns;

T := P'last_active; -- T gets the value of 10 ns

<u>end process</u>;
```





- <u>Delayed (time)</u>
- Creates a delayed signal that is identical in waveform to the attribute applied signal.
- <u>Stable (time)</u>
- Creates a signal of type BOOLEAN that is true when the signal is stable (without any events) for some period of time.
- <u>Quiet (time)</u>
- Creates a signal of type BOOLEAN that is true when the signal has no scheduled events for some period of time.
- <u>Transaction (time)</u>
- Creates a signal of type BIT that toggles its value when an actual event or transaction occurs on the signal.



#### <u>PC based packages for VHDL</u>

ActiveHDL <u>http://www.aldec.com/products/active-hdl/</u>

Please visit this site for window based VHDL they have a demo that you can be downloadedThe tool is called ActiveHDL.

**Xilinx:** 

#### www.xilinx.com/ise/logic\_design\_prod/webpack.htm

VHDL Simili

http://www.symphonyeda.com/products.htm. There's a free version for students, but you can only simulate 10 waveforms at the same time. There is also a 30 day trial for the standard/professional edition which does not have this limit. It is very good and

 Aldec's Active-HDL EDA tool and free educational resources <u>http://www.aldec.com/downloads</u>



#### Explanation of Delta Delay

In VHDL simulation when no delay is prescribed for the signal transformation then some time delay must finish before the signal assignment is carried out and the signal takes its new value. Generally delays are 3 types:

1)Transport delay (propagation delay), 2)Inertia delay( propagation + pulse width) and 3) Delta delay. Although the first two types are well defined the third is ambiguous.

In VHDL Simulation everything within a process happens simultaneously. However if two or more signals are assigned to the same target in a process then the final assignment takes precedence. To do this within the same simulation cycle, the value of the signal does not change immediately, rather is remembered and used in the next delta cycle. So the Delta delay is a fictions quantum delay for the purpose of simulation only. Within the same simulation time, when all the processes are completed then the signal changes value and the next delta cycle takes effect. When all signals are processed by the succeeding delta cycles then the simulation cycle advances. The delta delay is the default delay when no delay is specified.



<u>Functions</u> and <u>procedures</u> in VHDL commonly referred to as <u>subprograms</u>, are directly analogous to functions and procedures in a high-level programming language such as Pascal or C/C++.

Subprograms are very useful for separating segments of VHDL that are commonly used. They can be defined locally (e.g inside architecture), or they can be placed in a package and used globally anywhere in the design.

Subprograms are quite similar to processes in VHDL. Any statement that can be entered in a VHDL process can also be entered in a function or procedure, with the exception of a wait statement (since a subprogram executes once each time it is called and cannot be suspended while executing).





- A procedure is a subprogram that has an argument list consisting of inputs and outputs, and no return value.

- It allows the programmer to control the scheduling of simulation without the overhead of defining several separate design entities.

# Procedure Syntax: procedure procedure\_name (parameter\_list) is [variable declaration] [constant declaration] [type declaration] [use clause] begin sequential statements end procedure\_name;

Procedure Call: procedure\_name (association list);





```
-- Procedure Example, and_ gate
procedure and 2 (a,b: in BIT; c: out BIT); is
<u>begin</u>
if a='1' and b='1' then
c <='1';
<u>else</u>
c<='0';
end if;
<u>end</u> and_2;
```

Procedure can have parameters of the mode *in*, *inout*, and *out*.



- A function is a subprogram that has only inputs in its argument list, and has a return value.
- Can only take parameters of mode <u>in</u>. They are useful for modeling of combinational logic.

#### **Function Syntax:**

*<u>function</u>* function\_name (parameter\_list)

return type\_name <u>is</u>

[variable declaration]

[constant declaration]

[type declaration]

[use clause]

#### <u>begin</u>

[sequential statements] return expression; [sequential statements] <u>end</u> function\_name ; Function Call: function\_name (parameter);











-- Convert an integer to a unsigned STD\_ULOGIC\_VECTOR, from std\_logic\_arith.all function CONV\_UNSIGNED(ARG: INTEGER; SIZE: INTEGER) return UNSIGNED is *variable* result: UNSIGNED(SIZE-1 *downto* 0); *variable* temp: integer; Begin temp := ARG; *for* i *in* 0 *to* SIZE-1 *loop* if (temp mod 2) = 1 then result(i) := '1';else result(i) := '0';end if; *if* temp > 0 *then* temp := temp / 2; else temp := (temp - 1) / 2; <u>end if;</u> end loop; *return* result; end;