## **Components/Entities**

- It is a method of describing entities that are used often.
- Components are like the sockets that will be connected on a breadboard.
- Entities are like the chips that go into the sockets.
- An entity is a real interface of the design with multiple architecture.
- Components have no real architecture parts and has only interface and connection.
- You can write your design without a component by direct instantiation as you put the chips directly on the breadboard and connect them.



- Declarations of Components and Entities are similar
- Components are virtual design entities

```
\begin{array}{l} \underline{entity} \ \mathrm{OR}\_3 \ \underline{is} \\ \underline{port} \ (\mathrm{A}, \mathrm{B}, \mathrm{C}: \underline{in} \ \mathrm{bit}; \\ Z: \ out \ \mathrm{bit}); \\ \underline{end} \ \mathrm{OR}\_3; \\ \underline{architecture} \ \mathrm{MODEL} \ \underline{of} \ \mathrm{OR}\_3 \ \underline{is} \\ \underline{begin} \\ Z <= \mathrm{A} \ \underline{or} \ \mathrm{B} \ \underline{or} \ \mathrm{C}; \\ \underline{end} \ \mathrm{MODEL}; \end{array}
```



**Component Instantiation Statements** 

Every component instantiation statement creates an *instance* of a declared component

## VDHL: Connection of Components



Name of the Port map clause Architecture

## Hierarchical Design with VHDL

- A hierarchical structure description is a powerful modeling construct in VHDL as it provides the mechanism to decompose the description of a large, complex digital system into smaller pieces.
- Structural hierarchies reflecting convenient functional & physical digital system decompositions is a good modeling practice.

Next few slides show how hierarchy is built in a Full Adder by using Half Adders and the Half Adder by using other components.

# Hierarchical Design with VHDL

```
-- First Component

<u>entity</u> xor_2 <u>is</u>

<u>port</u> (A,B: <u>in</u> BIT; Z: <u>out</u> BIT);

<u>end</u> xor_2;

<u>architecture</u> Data Flow <u>of</u> xor_2 <u>is</u>

<u>begin</u>

Z <= (<u>not</u> A <u>and</u> B) <u>or</u> (A <u>and not</u>(B) );

<u>end</u> Data Flow;
```

```
-- Second Component

<u>entity</u> and_2 <u>is</u>

<u>port</u> (A,B: <u>in</u> BIT; Z: <u>out</u> BIT);

<u>end</u> and_2;

<u>architecture</u> Data Flow <u>of</u> and_2 <u>is</u>

<u>begin</u>

Z <= A <u>and</u> B;

<u>end</u> Data Flow;
```













end STRUCTURAL;

library ieee; use ieee.std\_logic\_1164.all;

entity Adder16 is port (A, B: in std\_logic\_vector(15 downto 0); Cin: in std\_logic; Cout: out std\_logic; Sum: out std\_logic\_vector(15 downto 0)); end Adder16; architecture Ripple of Adder16 is component Full\_Adder port (X, Y, Cin: in std\_logic; Cout, Sum: out std\_logic); end component; signal C: std\_logic\_vector(15 downto 0);

-- Before instantiating the components you must tell the VHDL compiler --which components to use. We use the for-use construct for this purpose

#### for\_FA0 : Full\_Adder use entity WORK.Full\_Adder(Concurrent);

<u>begin</u>

FA0 : Full\_Adder port map (A(0),B(0),Cin,C(0),Sum(0));

A = FFFF, B = FFFF, Cin =  $0 \rightarrow$  Sum = FFFE, Cout = 1; A = FFFF, B = FFFF, Cin =  $1 \rightarrow$  Sum = FFFF, Cout = 1;

- A = 0F0F, B = F0F0,  $Cin = 0 \rightarrow Sum = FFFF$ , Cout = 0;
- A = 0F0F, B = F0F0,  $Cin = 1 \rightarrow Sum = 0000$ , Cout = 1;



### Waveform 16-bit Adder



- In real life when building a pc board, usually the same components are often picked up from a storage area and placed on the board. VHDL structural description often use the same set of components. Repeating all the constructs to describe all the components is very tedious. The problem is solved by introducing the package concept.

- A package serves as a central place for frequently used utilities, such as component declarations.

- The needed component declaration is only written <u>ONCE</u> in a package.
- The declaration may then be accessed by any VHDL model by simply accessing the package.



## Packages are the mechanism to share objects among different design units

The <u>use</u> statement placed just before the architecture gives access to all the declarations in the package:
 <u>use</u> WORK.ASIM\_LIB.<u>all</u>

The statement above gives access to all component declarations in ASIM\_LIB located in library WORK.

- The <u>use</u> statement allows the package ASIM\_LIB to export its declarations.
- A package declaration is a design unit and can be analyzed by itself.
- It is important to have standard naming convention for components, type and signal names. Standard naming conventions can be enforced by declaring the commonly used names within a package.

### SOME OF THE IEEE STD PACKAGE

library IEEE; use IEEE.std\_logic\_1164.all; use IEEE.std\_logic\_textio.all; use IEEE.std\_logic\_arith.all; use IEEE.numeric bit.all; use IEEE.numeric std.all; use IEEE.std\_logic\_signed.all; use IEEE.std\_logic\_unsigned.all; use IEEE.math real.all; use IEEE.math\_complex.all;

The package textio provides user input/output Types defined include: line, text, side, width

Functions defined include: readline, read, writeline write endline.

The package std\_logic\_arith provides numerical computation

The package std\_logic\_1164 provides enhanced signal types

Types defined include: std\_ulogic, std\_ulogic\_vector, std\_logic, std\_logic\_vector



# Half Adder Design using packages

-- Interface <u>entity</u> HALF\_ADDER <u>is</u> <u>port</u> (A,B<u>: in</u> BIT; SUM, CRY: <u>out</u> BIT); <u>end</u> HALF\_ADDER;

-- Body -- Use components in Package gates <u>use</u> WORK.gates.<u>all</u>;

architecture structural of HALF\_ADDER is begin

X1: xor\_2 *port map* (A,B,SUM); A1: and\_2 *port map* (A,B, CRY);

end structural;



## 2 - LEVEL PACKAGE HIERARCHY

A use clause can be placed before an entity declaration, giving the design entity and associated architecture access to the package contents. A use clause can also be placed before a package declaration giving a package access to another package. Thus an hierarchy of packages is constructed in which the declarations of one package based be upon may declarations in other packages.





- In VHDL everything must be declared before it can be used. A declaration defines what a name represents.
- The scoping rules define the name space:
  - Anything declared within the declaration part of an architecture may be used only within the architecture body.
  - Anything declared within a design entity declaration may be used only within the enclosing entity declaration and associated architecture.
  - Anything declared within a package declaration may be used within the enclosing package and also by the use statement in the other parts of VHDL

# Package: Selected Name Notation



## Nested Scopes



## Direct Design Entity Instantiation



Styles of description

Architecture

- Structural
- Behavioral
   ≻Data Flow
   ≻Algorithmic
- Mixed

We will use a full adder design to show the different architectural styles

## **Structural Modeling**

It IMPLICITLY defines the input/output functions by describing components and their interconnections. It treats the system to be described as a collection of gates and other components built on hierarchy that are interconnected to perform a certain function.

Structural modeling mimic actual hardware design, like a schematic diagram that has the components and their interconnections. It is by the use of defined components (cells or micros entities etc.) over and over again and their interconnection.

All used component have to be defined earlier, usually in a package.

Structural modeling uses hierarchy to reduces modeling and the design complexity.

At the lowest hierarchy component are given in a behavioral model, using the basic logic operators such as <u>AND</u>, <u>OR</u> etc.

Within the architecture body declare:

All components to be used.

All signals that are used to interconnect the components.

\*\*Use labels for each instance of the component used for clear identification.

## **DATA FLOW Modeling**

This kind of modeling describes how data moves through the system.

The data flow model makes use of concurrent statements that are executed in parallel as soon as data arrives at the input.

With Concurrency, when a change occurs on the right hand side of any statement, all other statements that get affected are executed in the same time sample. This is the nature of the event driven simulation of VHDL. This is to say that, the order in which the statements are written does not matter and has no bearing on the execution of the statements. Concurrent statements are executed in parallel.

Concurrent design usually has no hierarchy and is a flat design.

**Example:** 

```
LEVEL1 : <u>block</u>

<u>begin</u>

Temp1 <= A <u>xor not</u> B <u>after</u> 2 ns;

Temp2 <= B <u>xor not</u> A <u>after</u> 2 ns;

Temp3 <= Temp1 <u>or</u> Temp2 <u>after</u> 5ns;

<u>end</u>

<u>end Block</u> LEVEL1;
```

## **Behavioral Modeling**

- It is the highest level of abstraction that describes a system in terms of what the system does, or how the output is related to the input signals.
- Algorithmic architecture is composed of one or more concurrent processors. The statements inside each process execute sequentially .
- It could be of many forms such as Boolean expression or Register Transfer etc.
- example:
- The house alarm will sound if the Alarm, is activated and one of the inside doors D1,D2 or D3 is opened.
- Alarm sounds = Alarm\_on <u>and</u>( D1\_open <u>or</u> D2\_open <u>or</u> D3\_open)



### Block

The use of block statement is for organizational purpose only and it does not effect the simulation.

Each block must be assigned a label placed just before the block reserved word.

**Example:** 

```
LEVEL1 : <u>block</u>

<u>begin</u>

Temp1 <= A <u>xor not</u> B <u>after</u> 2 ns;

Temp2 <= B <u>xor not</u> A <u>after</u> 2 ns;

Temp3 <= Temp1 <u>or</u> Temp2 <u>after</u> 5 ns;

<u>end</u>

<u>end Block</u> LEVEL1;
```

## **Gate Implementation - Structural**

architecture GATE\_IMPLEMENTATION of FULL\_ADDER is Block

*component* or \_gate *port* (A,B : *in* BIT; C: *out* BIT);

<u>end component</u>,

component and\_gate port (A,B : in BIT; C: out BIT); end component;

component xor\_gate port (A,B : in BIT; C: out BIT); end component;

-- Local Signal Declaration <u>signal</u> S1, S2, S3: BIT;

#### <u>begin</u>

X1: xor\_gate port map (A, B, S1); X2: xor\_gate port map (S1, CIN, SUM); A1: and\_gate port map (CIN, S1, S2); A2: and\_2 port map (A, B, S3); O1: or\_gate port map (S2, S3, COUT); end Block;

end GATE\_IMPLEMENTATION;





architecture DATA\_FLOW\_IMPLEMENTATION of FULL\_ADDER is
block
signal S1, S2, S3: BIT;

<u>begin</u>

 S1
 <= A</td>
 xor
 B;

 SUM
 <= S1</td>
 xor
 CIN;

 S2
 <= A</td>
 and
 B;

 S3
 <= S1</td>
 and
 CIN;

 COUT
 <= S2</td>
 or
 S3;

<u>end</u> <u>block</u>,

<u>end</u> DATA\_FLOW\_IMPLEMENTATION;

## Algorithmic Implementation

```
architecture ALGORITHMIC_IMPLEMENTATION of FULL_ADDER is
<u>block</u>
<u>begin</u>
         process (A,B,CIN)
         variable S: BIT_VECTOR ( 1 to 3 ) := A & B & CIN;
        variable COUNT: INTEGER range 0 to 3 :=0;
         begin
        for i:= 1 to 3 loop
        if S(i) = `1' then
        COUNT := COUNT +1;
        end if;
         end loop;
         case COUNT is
         when 0 => COUT <= `0'; SUM <= `0';
         when 1 => COUT <= `0'; SUM <= `1';
         when 2 => COUT <= `1'; SUM <= `0';
         when 3 => COUT <= '1'; SUM <= '1';
<u>end</u> case<u>;</u> <u>end</u> process;
end block; end ALGORITHIC-IMPLEMENTATION;
```

### Functional Implementation (mixed)

#### <u>begin</u>

TOTAL := A + B + C; S <= TOTAL mod 2; CO <= TOITAL / 2;

#### end Process;

```
<u>end</u>Block;
<u>end</u>FUNCTIONAL_IMPLEMENTATION;
```

# Nixed Implementation



#### THERE ARE VARIOUS SITES THAT YOU MAY TRY TO GET VHDI

- <u>http://www.freedownloadscenter.com/Best/vhdl-tool-free.html</u>
- <u>http://www.csee.umbc.edu/help/VHDL/#free</u>
- ActiveHDL

#### http://www.aldec.com/products/active-hdl/

Please visit this site for window based VHDL they have a demo that you can be downloaded The tool is called ActiveHDL.

- Xilinx: <u>www.xilinx.com/ise/logic\_design\_prod/webpack.htm</u>
- VHDL Simili
  - http://www.symphonyeda.com/products.htm. There's a free version for students, but you can only simulate 10 waveforms at the same time. There is also a 30 day trial for the standard/professional edition which does not have this limit. It is very good and
- Aldec's Active-HDL EDA tool and free educational resources <u>http://www.aldec.com/downloads</u>

### Environment set-up

Please go through the Tutorial, it is more upto date

- Login to any Linux machine in ENCS (H915)
- To write and debug and simulate VHDL/Verilog code you use the Modelsim software using the following commands:
  - 1. source /CMC/ENVIRONMENT/modelsim.env
  - 2. vsim
- To synthesis your RTL design FPGA\_Advantage software using the following commands:
  - 1. Source /CMC/ENVIRRONMENT/fpga\_advantage.env
  - 2. Precision
- One can login to any Linux server in encs from home ( please check with encs website or consult Ted to find out wbout the server you are eligible to remotely login)
   -in Linux OS use: ssh –Y login.encs.concordia.ca , then enter your encs username and password

### Environmental Set Up for Synopsys VHDL Analyzer/Simulator

- For information on how to set up your environment for the VHDL simulator please go to the following website:
- Remote login from windows OS:
  - Download putty or SSH secure client from internet
  - For graphical user interface you need to install a X-client software like Xming.
  - Follow the instruction in

http://www.encs.concordia.ca/helpdesk/howto/xserver.html

Please go through the tutorials available in: http://www.encs.concordia.ca/helpdesk/resource/tutorial.html

### Test Bench

- To be able to test the circuit that you have designed then you have to apply some test vectors.
- This task is achieved by writing a test bench.





library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

<u>entity</u> and\_2 <u>is</u> <u>Port</u> ( a : <u>in</u> bit; b : <u>in</u> bit; c : <u>out</u> bit); <u>end</u> and\_2;

architecture dataflow of and 2 is

begin

end dataflow;

*library* IEEE;

- use IEEE.STD\_LOGIC\_1164.ALL;
- <u>use</u> IEEE.STD\_LOGIC\_ARITH.<u>ALL</u>;
- <u>use</u> IEEE.STD\_LOGIC\_UNSIGNED.<u>ALL</u>;
- <u>entity</u> stim <u>is</u>
- Port ( out\_1 : <u>out</u> bit; out\_2 : <u>out</u> bit);
- end stim;
- <u>architecture</u> Behavioral<u>of</u>stim <u>is</u>
- signal a, b : bit:='0';
- <u>begin</u>

- process
- begin

- --00
- out\_2 <= '0';
- out\_1 <= '0';</pre>
- <u>wait for</u>10 ns;
- --01
- out\_2 <= '1';
- out\_1 <= '0';</pre>
- <u>wait for</u>10 ns;
- · --10
- out\_2 <= '0';</pre>
- out\_1 <= '1';</pre>
- <u>wait for</u>10 ns;
- --11
- out\_2 <= '1';</pre>
- out\_1 <= '1';</pre>
- <u>wait for</u>10 ns;
- <u>end process</u>; <u>end</u> Behavioral;

library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

entity bench is end bench;

architecture concurrent of bench is component and 2 port (a, b : in bit; c : out bit); end component; component stim port (out\_1, out\_2 : out bit); end component;

for inst\_stim: stim use\_entity\_WORK.stim(behavioral);
for inst\_and2: and\_2 use\_entity\_WORK.and\_2(dataflow);

```
signal x, y, z : bit:='0';
begin
inst_stim: stim port map_(x, y);
inst_and2: and_2 port map_(x, y, z);
end concurrent;
```

## Simulation results of TestBench

🕅 wave - default										
File Edit View Insert Format Tools Window										
┃ ◘ ☞ 🖬 噕   👗 🖻 🛍 ≌ ⊇ 🗋   🖊 🖺 🨘			∿,   ♦ ₩ 🖓 🕺		100 ps 📌 📃 🗄		07 🖹 🚹 👖	월 🛛 🗞 🕅 🛨 🚽		<b>_</b>
🤣 /bench/x 🛛 🛛										
/bench/y 0										
<pre>/bench/z</pre> U										<u> </u>
Now	1000000 ps	CLEPTICE		n in the term	20 21	la comunica da la comunicación de la comuni	30	I I I I I I I I I I I ns	L	l Ins
Cursor 1	0 ps	0 ps						110	10	0110
T F	l F	KI	Ĵ.							
0 ps to 63636 ps	Now: 1 us Delta: 3									