### Sequential Logic



#### Handouts: Lecture Slides

## **6.004:** Progress so far... PHYSICS: Continuous variables, Memory, Noise, $f(RC) = 1 - e^{-t/RC}$

->>>

What other building blocks do we need in order to compute?

B A Y 0 0 0

0

0

0 1

1

ంటంలంటంల

2.71354 volts

01101

## Something We Can't Build (Yet)

What if you were given the following design specification:



What makes this circuit so different from those we've discussed before?

 "State" – i.e. the circuit has memory
 The output was changed by a input "event" (pushing a button) rather than an input "value"

#### Digital State One model of what we'd like to build



Plan: Build a Sequential Circuit with stored digital STATE -

- Memory stores CURRENT state, produced at output
- Combinational Logic computes
  - NEXT state (from input, current state)
  - OUTPUT bit (from input, current state)
- State changes on LOAD control input

### Needed: Storage

Combinational logic is *stateless*: valid outputs always reflect current inputs.

To build devices with state, we need components which *store* information (e.g., state) for subsequent access.

*ROMs* (and other combinational logic) store information "wired in" to their truth table

*Read/Write* memory elements are required to build devices capable of changing their contents.

#### How can we store - and subsequently access -- a bit?

- Mechanics: holes in cards/tapes
- Optics: Film, CDs, DVDs, ...
- Magnetic materials
- Delay lines; moonbounce
- Stored charge

## Storage: Using Capacitors

We've chosen to encode information using voltages and we know from 6.002 that we can "store" a voltage as charge on a capacitor:



To write:

Drive bit line, turn on access fet, force storage cap to new voltage To read:

precharge bit line, turn on access fet, detect (small) change in bit line voltage Pros:

- compact low cost/bit (on BIG memories)
   Cons:
- complex interface
- stable? (noise, ...)
- it leaks!  $\Rightarrow$  refresh

Suppose we refresh CONTINUOUSLY?

## Storage: Using Feedback

IDEA: use **positive feedback** to maintain storage indefinitely. Our logic gates are built to restore marginal signal levels, so noise shouldn't be a problem!



### Settable Storage Element

# It's easy to build a settable storage element (called a latch) using a *lenient* MUX:



#### New Device: D Latch



G=1: Q Follows D, independently of Q'

G=O: Q Holds stable Q', independently of D

... how can this possibly work?

## A Plea for Lenience...





Assume LENIENT Mux, propagation delay of  $\rm T_{PD}$ 

Then output valid when

• G=1, D stable for T<sub>PD</sub>, independently of Q';

or

- Q'=D stable for T<sub>PD</sub>, independently of G; or
- G=O, Q' stable for  $T_{PD}$ , independently of D

Does lenience *guarantee* a working latch?

What if D and G change at about the same time...

Q(D,G)

Q(D,Q')

Q(G,Q')

## ... with a little discipline



#### *To <u>reliably latch</u> V2:*

- Apply V2 to D, holding G=1
- After T<sub>PD</sub>, V2 appears at Q=Q'
- After another T<sub>PD</sub>, Q' & D both valid for T<sub>PD</sub>; will hold Q=V2 independently of G
- Set G=O, while Q' & D hold Q=D
- After another T<sub>PD</sub>, G=O and Q' are sufficient to hold Q=V2 independently of D



#### Dynamic Discipline for our latch:

- T<sub>SETUP</sub> = 2T<sub>PD</sub>: interval *prior to G* transition for which D must be stable & valid
- T<sub>HOLD</sub> = T<sub>PD</sub>: interval *following G* transition for which D must be stable & valid

### Lets try it out!



Plan: Build a Sequential Circuit with one bit of STATE -

- Single latch holds CURRENT state
- Combinational Logic computes
  - NEXT state (from input, current state)
  - OUTPUT bit (from input, current state)
- State changes when G = 1 (briefly!)

What happens when G=1?

### **Combinational Cycles**



When G=1, latch is *Transparent*...

... provides a combinational path from D to Q.

Can't work without tricky timing constrants on G=1 pulse:

- Must fit within contamination delay of logic
- Must accommodate latch setup, hold times

Want to signal an INSTANT, not an INTERVAL...

### Flakey Control Systems

Here's a strategy for saving 2 bucks on the Sumner Tunnel!



### Flakey Control Systems

Here's a strategy for saving 2 bucks on the Sumner Tunnel



### Flakey Control Systems

Here's a strategy for saving 2 bucks on the Sumner Tunnel

































The Solution: Add two gates and only open one at a time. (Psst... Don't tell Massport)



# KEY: At no time is there an open path through both gates...

## Edge-triggered Flip Flop



#### **Observations:**

• only one latch "transparent" at any time:

Transitions mark *instants*, not intervals

- master closed when slave is open
- slave closed when master is open
- $\rightarrow$  no combinational path through flip flop

(the feedback path in one of the master or slave latches is always active)

 ◆ Q only changes shortly after O → 1 transition of CLK, so flip flop appears to be "triggered" by rising edge of CLK

## Flip Flop Waveforms



### Um, about that hold time...



Consider HOLD TIME requirement for slave:

- Negative  $(1 \rightarrow 0)$  clock transition  $\rightarrow$  slave freezes data:
  - SHOULD be no output glitch, since master held constant data; BUT
  - master output contaminated by change in G input!
- HOLD TIME of slave not met, UNLESS we assume sufficient contamination delay in the path to its D input!

Accumulated  $t_{CD}$  thru inverter,  $G \rightarrow Q$  path of master must cover slave  $t_{HOLD}$  for this design to work!

## Flip Flop Timing - I





 $t_{PD}$ : maximum propagation delay, CLK  $\rightarrow Q$ 

 $t_{CD}$ : minimum contamination delay, CLK  $\rightarrow Q$ 

t<sub>SETUP</sub>: setup time

guarantee that D has propagated through feedback path before master closes

#### t<sub>HOLD</sub>: hold time

guarantee master is closed and data is stable before allowing D to change

## Single-clock Synchronous Circuits



We'll use Flip Flops and *Registers* – groups of FFs sharing a clock input – in a highly constrained way to build digitial systems:

#### Single-clock Synchronous Discipline

- •No combinational cycles
- Single clock signal shared among all clocked devices
- Only care about value of combinational circuits just before rising edge of clock
- Period greater than every combinational delay
- Change saved state after noiseinducing logic transitions have stopped!

## Flip Flop Timing - II





$$\mathbf{t}_1 = \mathbf{t}_{\text{CD,reg1}} + \mathbf{t}_{\text{CD,1}} > \mathbf{t}_{\text{HOLD,reg2}}$$

 $\mathbf{t}_2 = \mathbf{t}_{\text{PD,reg1}} + \mathbf{t}_{\text{PD,1}} < \mathbf{t}_{\text{CLK}} - \mathbf{t}_{\text{SETUP,reg2}}$ 

Questions for register-based designs:

 how much time for useful work (i.e. for combinational logic delay)?

 does it help to guarantee a minimum t<sub>CD</sub>? How 'bout designing registers so that

 $t_{\rm CD,reg} > t_{\rm HOLD,reg}?$ 

 what happens if CLK signal doesn't arrive at the two registers at exactly the same time (a phenomenon known as "clock skew")?

### Model: Discrete Time



Active Clock Edges punctuate time ---

- Discrete Clock periods
- Discrete State Variables
- Discrete specifications (simple rules eg tables relating outputs to inputs, state variables)
- ABSTRACTION: Finite State Machines (next lecture!)

## Sequential Circuit Timing



#### Questions:

- Constraints on T<sub>CD</sub> for the logic? > 1 ns
- Minimum clock period? > 10 ns  $(T_{PD,R}+T_{PD,L}+T_{S,R})$
- Setup, Hold times for Inputs?

```
T_{S} = T_{PD,L} + T_{S,R}
T_{H} = T_{HR} - T_{CDL}
```

This is a simple *Finite State Machine* ... more on Thursday!

## Summary

"Sequential" Circuits (with memory):

#### **Basic memory elements:**

- Feedback, detailed analysis => basic level-sensitive devices (eg, latch)
- 2 Latches => Flop
- Dynamic Discipline: constraints on input timing

#### Synchronous 1-clock logic:

- Simple rules for sequential circuits
- Yields clocked circuit with T<sub>S</sub>, T<sub>H</sub> constraints on input timing

#### <u>Finite State Machines</u>

Thursday's Topic!

