## Sequential Logic



Handouts: Lecture Slides

### 6.004: Progress so far...



## Something We Can't Build (Yet)

What if you were given the following design specification:


What makes this circuit so different from those we've discussed before?

1. "State" - i.e. the circuit has memory
2. The output was changed by a input "event" (pushing a button) rather than an input "value"

## Digital State

One model of what we'd like to build


Plan: Build a Sequential Circuit with stored digital STATE -

- Memory stores CURRENT state, produced at output
- Combinational Logic computes
- NEXT state (from input, current state)
- OUTPUT bit (from input, current state)
- State changes on LOAD control input


## Needed: Storage

Combinational logic is stateless: valid outputs always reflect current inputs.
To build devices with state, we need components which store information (e.g., state) for subsequent access.
ROMs (and other combinational logic) store information "wired in" to their truth table

Read/Write memory elements are required to build devices capable of changing their contents.

How can we store - and subsequently access -- a bit?

- Mechanics: holes in cards/tapes
- Optics: Film, CDs, DVDs, ...
- Magnetic materials
- Delay lines; moonbounce
- Stored charge


## Storage: Using Capacitors

We've chosen to encode information using voltages and we know from 6.002 that we can "store" a voltage as charge on a capacitor:


To write:
Drive bit line, turn on access fet, force storage cap to new voltage
To read:
Pros:
-compact - low cost/bit (on BIG memories)
Cons:

- complex interface
- stable? (noise, ...)
- it leaks! $\Rightarrow$ refresh


## Storage: Using Feedback

IDEA: use positive feedback to maintain storage indefinitely. Our logic gates are built to restore marginal signal levels, so noise shouldn't be a problem!


Result: a bistable storage element


Three solutions:

- two end-points are stable
- middle point is unstable


We'll get back to this!

## Settable Storage Element

It's easy to build a settable storage element (called a latch) using a lenient MUX:


## New Device: D Latch

$$
\begin{array}{cc}
G=1: & G=O: \\
Q \text { follows } D & Q \text { holds }
\end{array}
$$



$G=1: Q$ Follows $D$, independently of $Q$ '
$G=O: Q$ Holds stable $Q$ ', independently of $D$


BUT... A change in Dor $G$ contaminates $Q$, hence $Q$ ' ... how can this possibly

## A Plea for Lenience...



Assume LENIENT Mux, propagation delay of $T_{P D}$

Then output valid when

- $G=1, D$ stable for $T_{P D}$, independently of $Q$ ';
or
- $Q^{\prime}=D$ stable for $T_{P D}$, independently of G; or
- $G=O, Q$ ' stable for $T_{P D}$, independently of D


## with a little discipline



## To reliably latch V2:

- Apply V2 to D, holding G=1
- After $T_{p D}, V 2$ appears at $Q=Q$ '
- After another $T_{P D}, Q$ \& $D$ both valid for $T_{P D}$; will hold $Q=V 2$ independently of $G$
- Set $G=O$, while $Q$ ' \& $D$ hold $Q=D$
- After another $T_{P D}, G=O$ and $Q$ ' are sufficient to hold $Q=V 2$ independently of $D$

Dynamic Discipline for our latch:
$T_{\text {SETUP }}=2 T_{\text {PD }}$ : interval prior to $G$
transition for which $D$ must be
stable \& valid
$T_{\text {HOLD }}=T_{\text {PD }}$ : interval following $G$
transition for which $D$ must be
stable \& valid

## Lets try it out!



Plan: Build a Sequential Circuit with one bit of STATE -

- Single latch holds CURRENT state
- Combinational Logic computes
- NEXT state (from input, current state)

What happens when $G=1$ ?

- OUTPUT bit (from input, current state)
- State changes when $G=1$ (briefly!)


## Combinational Cycles



When $G=1$, latch is Transparent...
... provides a combinational path from $D$ to $Q$.
Can't work without tricky timing constrants on $G=1$ pulse:

- Must fit within contamination delay of logic
- Must accommodate latch setup, hold times

Want to signal an INSTANT, not an INTERVAL...

## Flakey Control Systems

Here's a strategy for saving 2 bucks on the Sumner Tunnel!


## Flakey Control Systems

Here's a strategy for saving 2 bucks on the Sumner Tunnel


## Flakey Control Systems

Here's a strategy for saving 2 bucks on the Sumner Tunnel


## Escapement Strategy

The Solution:
Add two gates and only open one at a time.


## Escapement Strategy

The Solution:
Add two gates and only open one at a time.


## Escapement Strategy

The Solution:
Add two gates and only open one at a time.


## Escapement Strategy

The Solution:
Add two gates
and only open one at a time. (Psst... Don't tell Massport)


## Escapement Strategy

The Solution:
Add two gates and only open one at a time. (Psst... Don't tell Massport)


## Escapement Strategy

The Solution:
Add two gates and only open one at a time. (Psst... Don't tell Massport)


## Escapement Strategy

The Solution:
Add two gates and only open one at a time. (Psst... Don't tell Massport)


## Escapement Strategy

The Solution:
Add two gates and only open one at a time.


## Escapement Strategy

The Solution:
Add two gates and only open one at a time.


## Escapement Strategy

The Solution:
Add two gates and only open one at a time. (Psst... Don't tell Massport)


## Escapement Strategy

The Solution:
Add two gates
and only open one at a time. (Psst... Don't tell Massport)


## Escapement Strategy

The Solution:
Add two gates
and only open one at a time. (Psst... Don't tell Massport)


## Escapement Strategy

The Solution:
Add two gates and only open one at a time. (Psst... Don't tell Massport)


## Escapement Strategy

The Solution:
Add two gates and only open one at a time.


## Escapement Strategy

The Solution:
Add two gates and only open one at a time.


## Escapement Strategy

The Solution:<br>Add two gates<br>and only open one at a time.<br>(Psst... Don't<br>tell Massport)

KEY: At no time is there an open path through both gates...

## Edge-triggered Flip Flop



Observations:

- only one latch "transparent" at any time:

Transitions mark
instants, not intervals

- master closed when slave is open
- slave closed when master is open
$\rightarrow$ no combinational path through flip flop
(the feedback path in one of the master or slave latches is always active)
- Q only changes shortly after $O \rightarrow 1$ transition of CLK, so flip flop appears to be "triggered" by rising edge of CLK


## Flip Flop Waveforms



## Um, about that hold time...

The master's contamination delay must meet the hold


Consider HOLD TIME requirement for slave:

- Negative $(1 \rightarrow 0)$ clock transition $\rightarrow$ slave freezes data:
- SHOULD be no output glitch, since master held constant data; BUT
- master output contaminated by change in $G$ input!
- HOLD TIME of slave not met, UNLESS we assume sufficient contamination delay in the path to its $D$ input!

Accumulated $t_{C D}$ thru inverter, $G \rightarrow Q$ path of master must cover slave $t_{\text {HOLD }}$ for this design to work!

## Flip Flop Timing - I


$t_{P D}$ : maximum propagation delay, $C L K \rightarrow Q$

$t_{C D}$ : minimum contamination delay, CLK $\rightarrow Q$
$t_{\text {SETUP: }}$ setup time
guarantee that $D$ has propagated through feedback path before master closes
$t_{\text {HOLD }}$ hold time
guarantee master is closed and data is stable before allowing D to change

## Single-clock Synchronous Circuits



Does that
symbol register?

We'll use Flip Flops and Registers - groups of FFs sharing a clock input - in a highly constrained way to build digitial systems:

## Single-clock Synchronous Discipline

- No combinational cycles
- Single clock signal shared among all clocked devices
- Only care about value of combinational circuits just before rising edge of clock
- Period greater than every combinational delay
- Change saved state after noiseinducing logic transitions have stopped!


## Flip Flop Timing - II



$$
\begin{aligned}
& t_{1}=t_{C D, \text { reg } 1}+t_{C D, 1}>t_{\text {HOLD,reg } 2} \\
& t_{2}=t_{P D, \text { reg } 1}+t_{P D, 1}<t_{C L K}-t_{\text {SETUP,reg2 }}
\end{aligned}
$$

Questions for register-based designs:

- how much time for useful work (i.e. for combinational logic delay)?
- does it help to guarantee a minimum $t_{C D}$ ? How 'bout designing registers so that

$$
t_{C D, \text { reg }}>t_{\text {HOLD,reg }} ?
$$

- what happens if CLK signal doesn't arrive at the two registers at exactly the same time (a phenomenon known as "clock skew")?


## Model: Discrete Time



Active Clock Edges punctuate time ---

- Discrete Clock periods
- Discrete State Variables
- Discrete specifications (simple rules - eg tables - relating outputs to inputs, state variables)
- ABSTRACTION: Finite State Machines (next lecture!)


## Sequential Circuit Timing



Questions:

- Constraints on $T_{C D}$ for the logic?
- Minimum clock period?
- Setup, Hold times for Inputs?

$$
\begin{aligned}
& >1 \mathrm{~ns} \\
& >10 \mathrm{~ns}\left(T_{P D, R}+T_{P D, L}+T_{S, R}\right) \\
& T_{S}=T_{P D, L}+T_{S, R} \\
& T_{H}=T_{H, R}-T_{C D, L}
\end{aligned}
$$

This is a simple Finite State Machine ... more on Thursday!

## Summary <br> "Sequential" Circuits (with memory):

Basic memory elements:

- Feedback, detailed analysis => basic level-sensitive devices (eg, latch)
- 2 Latches => Flop
- Dynamic Discipline: constraints on input timing
Synchronous 1-clock logic:
- Simple rules for sequential circuits
- Yields clocked circuit with $T_{S}, T_{H}$ constraints on input timing


